<?xml version="1.0" encoding="UTF-8"?>
<rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns="http://purl.org/rss/1.0/" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" xmlns:sy="http://purl.org/rss/1.0/modules/syndication/" xmlns:dc="http://purl.org/dc/elements/1.1/">
  <channel>
    <title>DSpace collection: Computer Organization</title>
    <link>http://hdl.handle.net/10117/1007</link>
    <description>Computer Organization Course Materials</description>
    <items>
      <rdf:Seq>
        <rdf:li resource="http://hdl.handle.net/10117/1017" />
        <rdf:li resource="http://hdl.handle.net/10117/1016" />
        <rdf:li resource="http://hdl.handle.net/10117/1015" />
        <rdf:li resource="http://hdl.handle.net/10117/1014" />
      </rdf:Seq>
    </items>
  </channel>
  <textInput>
    <title>The collection's search engine</title>
    <description>Search the Channel</description>
    <name>s</name>
    <link>http://citidel.villanova.edu/CITIDEL/simple-search</link>
  </textInput>
  <item rdf:about="http://hdl.handle.net/10117/1017">
    <title>Basic processor design –Sequential logic</title>
    <link>http://hdl.handle.net/10117/1017</link>
    <description>title: Basic processor design –Sequential logic authors: Bertacco, Prof. Valeria; Mahlke, Prof. Scott
&lt;br&gt;abstract: Sequential logic deals with clocks and data storage
&lt;br&gt;</description>
  </item>
  <item rdf:about="http://hdl.handle.net/10117/1016">
    <title>Basic processor design –Combinational logic</title>
    <link>http://hdl.handle.net/10117/1016</link>
    <description>title: Basic processor design –Combinational logic authors: Bertacco, Prof. Valeria; Mahlke, Prof. Scott
&lt;br&gt;abstract: This lecture material describes about Combinational Logic:&#xD;
• Basics of electronics; logic gates, muxes, decoders
&lt;br&gt;</description>
  </item>
  <item rdf:about="http://hdl.handle.net/10117/1015">
    <title>Pipelining</title>
    <link>http://hdl.handle.net/10117/1015</link>
    <description>title: Pipelining authors: Bertacco, Prof. Valeria; Mahlke, Prof. Scott
&lt;br&gt;</description>
  </item>
  <item rdf:about="http://hdl.handle.net/10117/1014">
    <title>Instruction Set Architecture –The MIPS architecture</title>
    <link>http://hdl.handle.net/10117/1014</link>
    <description>title: Instruction Set Architecture –The MIPS architecture authors: Bertacco, Prof. Valeria; Mahlke, Prof. Scott
&lt;br&gt;abstract: Three main types of instructions in MIPS are:&#xD;
1. Arithmetic&#xD;
- Add, subtract, multiply, divide&#xD;
- Logical: and, or, shift, rotate, etc.&#xD;
- Compare : equal, lt, le, ne, etc.&#xD;
2. Memory access&#xD;
- Load, store&#xD;
3. Sequencing / control flow&#xD;
- Jump, branch, function call, return
&lt;br&gt;</description>
  </item>
</rdf:RDF>

